



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/733,304	12/12/2003	Hiroyuki Urakami	041514-5318	7325
55694	7590	11/23/2007	EXAMINER	
DRINKER BIDDLE & REATH (DC)			SHERMAN, STEPHEN G	
1500 K STREET, N.W.				
SUITE 1100				
WASHINGTON, DC 20005-1209			ART UNIT	PAPER NUMBER
			2629	
			MAIL DATE	DELIVERY MODE
			11/23/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)
	10/733,304	URAKAMI ET AL.
	Examiner	Art Unit
	Stephen G. Sherman	2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 29 October 2007.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-6 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) 4-6 is/are allowed.
 6) Claim(s) 1-3 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 10 March 2004 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date _____.
 4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date _____.
 5) Notice of Informal Patent Application
 6) Other: _____.

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 29 October 2007 has been entered. Claims 1-6 are pending.

Response to Arguments

2. Applicant's arguments with respect to claims 1-3 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

5. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Honda et al. (US 2002/0030672) in view of Suzuki et al. (US 6,476,781).

Regarding claims 1, Honda et al. disclose a display device including a display panel (Figure 1), wherein each field of an image signal is divided into a plurality of subfields (Figure 24(a)), the display panel includes a plurality of pixel cells for each pixel, and gray scale display is performed by based on the selectively causing emission in the pixel cells image signal for each of the subfields (Paragraph [0031]-[0032] explain that pixel cells are provided. Figure 3 and paragraph [0036] explain about all of the possible luminance values and paragraph [0048] explains how the luminance values are associated with subfields.), the display device comprising:

a brightness frequency data circuit for generating frequency data indicating a number of pixels at each of the same brightnesses distribution for each field of the image signal (Figures 1 and 2 and paragraphs [0036]-[0040] and [0042]-[0045] explain

that according to pixel data, the 1H line luminance distribution analyzing circuit 3 creates accumulated frequency data and a luminance distribution.); and,

a controller for adjusting, for each of at least two brightness regions for each field of the image signal, the number of subfields at each brightness within each brightness region, based on the frequency data of the pixels concerned (Figure 4 and paragraphs [0047]-[0048] explain that the drive control circuit 2 sets a driving sequence based on the accumulated frequency data, and that the number of subfields used depends on the patterns shown in Figure 4, where 10 subfields are used if full luminance is needed as shown in the region of pattern A, and 5 subfields are used for patterns B, C and D where the brightness regions are between 0 and 128, 64 and 192, and 128 and 255 respectively, where this subfield determination is done every field of the image signal, which is explained in the first sentence of paragraph [0047] which states "...fetches the accumulated frequency data AC in each display line of one field". This means that every though the pattern is changed every line, the number of subfields is still changed for each field.).

Honda et al. fail to teach the display device comprising a multi-grayscale processing circuit for error diffusion processing or dither processing on the image signal.

Suzuki et al. disclose a display device comprising a multi-grayscale processing circuit for error diffusion processing or dither processing on the image signal (Column 4, lines 18-39).

Therefore, it would have been obvious to "one of ordinary skill" in the art at the time the invention was made to incorporate the multi-grayscale processing circuit for

error diffusion processing as taught by Suzuki et al. in the display device taught by Honda et al. in order to determine multi-level gray scale pixel data that is provided with the number of the bits thereof reduced to 4 bits while maintaining the number of visual brightness levels of halftone to approximates 256 levels of halftone.

Regarding claim 2, Honda et al. and Suzuki et al. disclose the display device according to Claim 1.

Honda et al. also disclose wherein the controller increases the number of the subfields used for the brightness region when a number indicated by the brightness frequency data is larger than a predetermined value (Figure 4 shows that when the frequency data indicates that the brightnesses needed exceed the thresholds of the limitations set by patterns B, C and D, that pattern A is used, which requires more subfields than the other patterns as explained by paragraph [0048].).

Regarding claim 3, Honda et al. and Suzuki et al. disclose the display device according to Claim 1.

Honda et al. also disclose wherein the greater a number of the subfields used for the brightness region, the more the controller shortens a period of emission of the pixel cells performed in each subfield (Figure 24 shows that when only 5 subfields are used as shown in (b) the period for emission is longer for SF5 than in the period for emission for SF5 as shown in (a) where there are 10 subfields.).

Allowable Subject Matter

6. Claims 4-6 are allowed.

7. The following is an examiner's statement of reasons for allowance:

The primary reason for allowance is the recitation of the "brightness frequency data circuit," "logarithmic conversion circuit," "clipping circuit," "cumulative brightness frequency data circuit," and the "delimiter value generation circuit" all working in conjunction with each other to produce the values which allow for the driving of the pixels, the structure not found singularly or in combination in the prior art.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen G. Sherman whose telephone number is (571) 272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SS

14 November 2007

AMR A. AWAD
SUPERVISORY PATENT EXAMINER

